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Abstract—This paper presents a novel concept of using a 
phase-interpolation direct digital synthesizer for an Ultra 
Wideband MB-OFDM Alliance application as a low silicon 
area alternative to state of the art solutions. In particular, an 
investigation of the spurious tones in such direct digital 
synthesizer is presented and ways how to reduce their presence 
are discussed.  The design and simulation of the critical blocks 
made using a 65-nm CMOS process are also presented.       
I. INTRODUCTION  
Ultra Wideband (UWB) is an emerging wireless technology 
supporting data rates as high as 480 Mb/s. As proposed by the 
MB-OFDM Alliance (MBOA), the spectrum for UWB 
communication system ranges from 3.1-to-10.6 GHz: divided into 
14 bands each with a 528 MHz bandwidth, and are categorized into 
5 groups. The US allows the deployment of UWB systems in the 
whole frequency band, while Japan, Europe, China and Korea have 
restricted the use of UWB to a subset of the available frequencies in 
the US [1]. 
The main challenges for the frequency synthesizer (FS) in an UWB 
MBOA system are the following: 
• wide range of frequencies to be synthesized 
• in-group stringent frequency hopping time (< 9.5 ns) 
• reduction of the silicon area and the power consumption 
in the implementation 
Several FS based on single side band (SSB) frequency mixing were 
recently proposed [2-5]. These architectures require multiple phase-
locked loops (PLLs), complex dividers and mixers to provide 
adequate sub-harmonics for the full-band frequency synthesis. One 
such architecture which is capable of covering 14-band carrier 
generation requires 3-stage cascaded SSB mixers in the signal 
chain [2]. As a consequence, it is susceptible to in-band spurs 
generation, harmonic pulling, and encounters difficulties in I/Q-
carrier generation. The work in [6] proposes a 14-band CMOS I/Q 
FS based on a single PLL architecture. With proper frequency 
planning, only divide-by-2 dividers are needed in the feedback path 
of the PLL. Thus, more precise in phase and quadrature phase sub-
harmonics can be derived from the divider chain for SSB frequency 
mixing. Once again such architecture requires the utilization of two 
analogue mixer stages which are hungry in both silicon area and 
power consumption. 
Whilst in [7] the concept of a phase-interpolation direct digital 
synthesizer (DDS) was used to generate signals from 400-500 MHz, 
here its application at much higher frequencies requested from an 
UWB MBOA FS is studied. Due to its feed forward nature, the 
proposed architecture can provide fast frequency hopping whilst 
enabling the reduction of the required silicon area by limiting the 
number of required PLLs and the removal of analogue mixers from 
the architecture. Generally these two RF circuits make use of 
integrated inductors which occupy large silicon area. In particular, 
this work presents an analysis of the spurious tones in such 
phase-interpolation DDS and ways how to reduce them. In addition, 
the design and simulation of the critical blocks made using a 
65-nm CMOS process are also presented. 
II. PRINCIPLE OF THE DDS 
The DDS considered here consists of an N-bit variable slope digital 
integrator (adder and register), a 2-to-1 multiplexer (MUX), a 
digitally controlled phase interpolator (PI) and a pulse generator. Its 
block diagram representation is shown in Fig. 1(a) whilst the 
concept of a 2-bit DDS is depicted in Fig. 1(b) to facilitate the 
explanation of the fundamental principle.  
On the arrival of every rising edge from the input signal Fin, the 
output of the N-bit digital integrator increments according to the 
assigned input control word P and controls the phase interpolator in 
order to generate a pulse via the pulse generator. Ideally this pulse 
lags the rising edge of Fin by an angle of 2πR/2N radians, where N is 
the resolution of the digital integrator and R is the instantaneous 
value of the register. Whenever an overflow occurs in the digital 
integrator, the process is stopped for one cycle of the input signal, 
by changing the input control word value from P to 0 and no pulse 
is generated. Through such mechanism, an output signal Fout with a 
frequency given by (1) is generated. Equation (1) can be intuitively 
proven by noting that the process of the DDS is repeated every 
2N+P input clock cycles, during which 2N pulses are generated at 
the output of the direct digital synthesizer.       
  
Figure 1.  (a) Block diagram of a Direct Digital Synthesizer (b) Concept of a 2-bit DDS with P = 1  
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Figure 2. Architecture of the DDS-based frequency synthesizer: a particular 
configuration of the architecture which generates the required signals in BG 6 of the 
UWB MBOA spectrum is shown.  
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Figure 3. PI based on a Gilbert’s cell multiplier topology. Two such PI can be 
combined together to cover the four phase quadrants (0º<θ<360º).    
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Such a concept can be used to generate various sub-frequencies 
from a main source without requiring the use of multiple PLLs or 
analogue mixers. In practice, non-idealities in the phase interpolator 
cause the generation of spurious tones at the output of the DDS: in 
Section III these non-idealities are identified and ways how to 
reduce them are presented.  
III. DDS-BASED FREQUENCY SYNTHESIZER 
A. Architecture 
The proposed architecture for the DDS-based FS is presented in 
Fig. 2. As a proof of concept, the generation of the carrier signals in 
the sixth band group (BG 6) of the UWB MBOA spectrum is 
considered. Since the frequency of the UWB MBOA signals is a 
multiple of half the bandwidth (264 MHz) it is possible to generate 
the signals from a reference1 based on such frequency. For instance, 
the output signals in BG 6 are related to the crystal frequency by: 
• 44 MHz x 6 x 29 = 264 MHz x 29 = 7.656 GHz 
• 44 MHz x 6 x 31 = 264 MHz x 31 = 8.184 GHz 
• 44 MHz x 6 x 33 = 264 MHz x 33 = 8.712 GHz 
Let us consider the synthesis of the 7.656 GHz signal and see how 
the architecture in Fig. 2 can generate it: 
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The idea is that having a reference frequency which is a multiple of 
29x31x33 (derived from a PLL), using a DDS structure to 
effectively “cancel” the 31x33 factor, the 7.656 GHz frequency can 
be generated. The other BG 6 frequencies are generated in a similar 
way and concurrently with this one, without having to switch the 
frequency of the PLL or requiring multiple PLLs. Note that the 128 
divisor in the PLL ratio together with the fixed frequency dividers 
are required to cancel the frequency multiplication effect of the 
DDS transfer function (refer to Eq. 1).  
A cascaded DDS topology rather than a single one was chosen 
because the design of low resolution circuit blocks is easier 
considering the operation in the gigahertz range and in addition the 
non-ideality compensation is facilitated. Since in this feed forward 
architecture the three group signals are generated concurrently, it is 
possible to hop from one frequency to the other via multiplexing in 
an extremely short time [8]. The use of injection locked frequency 
doublers (ILFD) permits the reduction of the DDS input frequency 
at the cost of increasing the phase noise and spurious level gain in 
the synthesis path. This implies that a careful design of the stages 
preceding the ILFD is fundamental, in order to limit their phase 
noise and spurious level. A possible implementation of the ILFD is 
via injection-locked ring oscillators which do not make use of 
integrated inductors thus limiting the required silicon area [9].  
Note that the signals in the other band groups can be generated by 
reconfiguring the resolution of the DDS blocks and changing their 
P input, selecting between ÷2/÷4 frequency dividers in each path 
whilst changing the multiplication ratio of the PLL accordingly. 
Note that the frequency hopping time from one band group to 
another is not very demanding as that of the in-group frequency 
hoping (it is in the order of milliseconds) making such an 
implementation a practical solution.  
B. Spurious tones  
The main sources of spurious tones in this architecture are the 
fractional-N reference PLL and the DDS stages. Since the reduction 
of spurs in fractional-N PLL is already well covered in 
literature [10], this work focuses on the mechanisms in the DDS 
stages leading to spurious tone generation and their reduction. For a 
cascaded DDS topology it can be shown that the spurious tones at 
the output are located at frequencies given by2: 
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where k is an integer number, Fin is the input frequency of the 
cascaded DDS, N1 and N2 are the resolution of the two DDS blocks, 
P1 and P2 are their respective control words and Fc is the expected 
cascaded DDS output frequency. The major spur contributor in a 
DDS stage is the PI. A typically used PI, based on the Gilbert’s 
multiplier cell is shown in Fig. 3 [11]. It consists of two 
complementary variable current bias circuits, implemented as 
DACs I1 and I2, two differential pairs driven by quadrature input 
signals, and two loads for each output node. Assuming perfectly 
matched differential pairs it can be shown that the signal at the 
output node VB lags the VI+ input by: 
           wheretan 21
1
21
η
1
III
I
I =+


−= −θ                                      (3) 
where I is twice the current flowing through the load RL and η = 1 
for large signal operation and 1 ≤ η ≤ 2 for small signal operation. 
As indicated in Section II, for the DDS output to be free of spurious 
tones it is important that the phase transfer function of the phase 
interpolator is linear. The transfer function of the phase interpolator 
can be linearized by introducing systematic non-linearity in the 
current steering DACs. Considering DAC I2, the amount of 
non-linearity required to linearize the phase transfer function can be 
found by using Eq. 4,                                                                                         
1 Implementation of high frequency Frac-N PLLs is possible in submicron 
technologies such as 90nm and 65nm CMOS as demonstrated in [15].
2 The frequency positioning of the spurious tones in a DDS is determined 
by the DDS periodicity, i.e. T x (2N + P) where T is the periodic time of 
the input signal.   
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Figure 4. System level model of the cascaded DDS topology implemented using 
MATLAB© to estimate the spurious tone energy at the output of the proposed 
frequency synthesizer.     
TABLE I.  INTEGRATED RSPUR FOR BG 6 SIGNALS  
Fout 
(GHz) 
Fin 
(GHz) 
a Rspur 
(dBc) 
UPI 
Rspur 
(dBc) 
CPI 
Spur 
Separation Sp
ur
 
N
o.
 
7.656 −25 −42 60 MHz 8 
8.184 1.91225 −19 −38 64 MHz 8 
8.712 3.82450 −42 −62 68 MHz 6 
a. For UWB MBOA integrated Rspur in a 528 MHz band < −32 dBc  
 
Figure 5. Plot of the probability density of Rspur for an output of 7.656 GHz from a 
DDS-based FS with CPIs having a σLSB = 1%.  
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where N is the DDS resolution, β is the DAC control word and Im/I2 
is the percentage change required in I2 for a particular β value. Note 
that for β = 0, 2N-3, 2N-2 no compensation is required. A similar 
process is applied to DAC I1, in this case a change opposite in sign 
to that applied to I2. In practice since the non-linearity in the DACs 
is usually implemented via the sizing of the transistors [8], it is not 
possible to exactly linearize the transfer function as implied by 
Eq. 4. In fact transistor mismatches in the current steering DACs 
also introduce additional non-uniform phase steps indicating the 
importance of a good layout of the DACs which limits liberal 
transistor sizing. Note also that a quadrature error in the input 
signals or a mismatch in input transistors increases the non-linearity 
in the phase transfer function which degrades the spurious level and 
makes compensation more difficult too. In this architecture since 
the quadrature signals are derived from the ÷2/÷4 frequency 
dividers, the signal quadrature error can be kept quite low. 
C. System Level Simulation  
A system level model of the FS architecture was implemented 
using MATLAB©, to estimate its integrated spurious level, Rspur, 
over a band (528 MHz). A block diagram representation is given in 
Fig. 4. This model assumes that the reference frequency generated 
by the fractional-N PLL is spur compensated and that the 
architecture consists of two cascaded DDS stages and a spurious 
tone gain stage of around 18 dB which models the spurious level 
degradation due to the frequency multiplication effect of the ILFD. 
The PI is modeled by the equations shown in Fig. 4. Since the PI 
of Fig. 3 can deliver phase shifts in only one quadrant [0, 90°], the 
other quadrants are generated by having multiple PIs. This is 
modeled by parameter λ, assuming that the PIs are identical. Both 
the non-linearity of the phase transfer function and the variation of 
the current states (I1 or I2) in the biasing DACs due to transistor 
mismatches are considered. Note that each current state variation is 
modeled by a standard normal distribution, X, with a mean zero 
and a standard deviation σ, whose value is dependent on the 
current state1. The pulse generator gives a pulse of fixed duration 
on every rising edge of the PI signal. In practice this can be 
implemented using a one-shot multivibrator [12]. Using this model 
an estimate for the Rspur for the signals in BG 6 was obtained for 
both an uncompensated PI (UPI) and a compensated PI (CPI). The 
simulation results are given in Table I. Note that, in this case, no 
variation in the possible DAC current values was assumed (σ=0). 
These estimations show that by adequate non-linearity 
compensation the proposed architecture can achieve the required 
spurious level specifications of UWB MBOA. Ideal compensation 
values for the two cascaded DDS were estimated using Eq. 4 with 
η = 1.35. These values were slightly rounded off to permit physical 
implementation via transistor sizing as follows: 
• 4-bit DDS::: β=1 : ILSB(1−0.065)    β=3 : ILSB(3+0.065) 
• 5-bit DDS::  β=1 : ILSB(1−0.16)    β=2 : ILSB(2−0.16)                           
β = 3−0.0::8 β=3 : ILSB(3−0.08)    β=5 : ILSB(5+0.08) β = 
3−0.08 ::::::::β=6 : ILSB(6+0.16)    β=7 : ILSB(7+0.16) 
Montecarlo simulation results considering variation in the current 
states of the DACs in a CPI, for Fout = 7.656 GHz and σLSB = 1 %, 
are presented in Fig. 5. This is the maximum permissible DAC 
variation2 such that µRspur + 2σRspur < −32 dBc. These simulations 
indicate the importance of both linearizing the phase transfer 
function of the PI and also of reducing the variations of the DACs 
due to mismatches by good layout techniques and adequate 
transistor sizing. Note also that if it would be possible to design a 
DDS which can be driven at higher frequencies than those 
proposed here, the number of ILFD can be limited thus resulting in 
a further reduction of the spurious level at the output. In addition a 
higher Fin implies also a larger separation between the spurs as 
predicted by Eq. 2, such that less spurs are captured in a given 
band.       
IV. DESIGN  AND SIMULATION OF CIRCUIT BLOCKS 
Considering the generation of BG 6 signals, as shown in Fig. 2, the 
DDS stage being driven by the ÷2 divider is operating at the highest 
input frequency (≈ 4 GHz). So the design and simulation of the 
critical blocks for this DDS stage were carried out in a 65-nm 
CMOS process in order to verify their operation at such frequencies 
and estimate their impact on the FS performance.   
A. Digital Integrator 
A pipelined digital integrator considered in this study is shown in 
Fig. 6(a). The digital integrator has the special feature to stop the 
integration process for one cycle after the occurrence of an 
overflow. Due to the pipelining nature, this feature could not be 
implemented by simply setting the P control word to zero, as 
shown in Fig. 1. Instead, this could only be achieved by retaining 
1 The standard deviation of the current states σ = √β x σLSB, where σLSB is the 
standard deviation of the least significant bit value. 
2 Compensation of the DACs can be performed to achieve mismatch levels 
as low as 1% as proposed in [13]. 
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Figure 7. Transient plot of the 4-bit digital integrator for P=15 at 4 GHz
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Figure 6. (a) Block diagram of the 4-bit pipelined digital integrator (b) 1-bit integrator 
(DI) (c) Pipeline DFF (PDFF) (d) Overflow DFF (ODFF)   
 
Figure 8. (a) 4-quadrant phase interpolator (b) Differential thermometer decoded 
DAC with non-linear compensated reference transistors 
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Figure 9. Simulated frequency spectrum of the PI output and the pulse generator 
output of the DDS 
the same state of the D-flip flops (DFFs) for one cycle. This 
requires the implementation of a special type of DFF shown in 
Fig. 6(c) which includes a 2x1 multiplexer (MUX) at its input 
being controlled by the integrator overflow signal. Now to enable 
the integration after one idle cycle a slightly different DFF 
implementation is required for the overflow signal and is shown in 
Fig. 6(d). Note the overflow signal drives the DFFs via a buffer. 
The DFFs were implemented using true-single phase clocking 
logic which allows high operating frequencies with lower power 
consumption than other techniques [14]. Figure 7 shows a transient 
plot of the output (S3-0) and overflow (OF) signals of the digital 
integrator with P=15, being fed by a 4 GHz input frequency. The 
supply current demand at typical process parameter corners, a 
temperature of 27 °C and a 1.2 V supply voltage is 1.43 mA. The 
digital integrator can be operated at a maximum frequency of 
4.5 GHz when simulated with worst speed process parameters at a 
temperature of 105 °C and with a supply voltage of 1.08 V.  
 
B.       Phase Interpolator 
Fig. 8(a) shows a block diagram of the implemented four quadrant 
phase interpolator consisting of two PI cells (see Fig. 3) connected 
together via a 4x1 differential current mode logic MUX [8]. Note 
that the selection signals (Sel1-0) of the 4x1 MUX are a function of 
the two most significant bits of the digital accumulator output 
word (S3-2), whilst the remaining bits control the state of the PI 
cells. The current steering in the PI cell is achieved via 5-state 
differential thermometer decoded DACs, shown in Fig. 8(b). This 
DAC design permits the operation at high frequencies since the 
current sources are never switched off and in addition two 
complementary DACs are implemented in a single one, thus 
reducing silicon area. Due to the thermometer nature, the required 
non-linearity in the DACs is easily introduced by non-uniform 
sizing of the transistors (M1-4). The layout of a PI cell occupies an 
area of 20 µm x 25 µm. Post layout simulations indicate that the PI 
cell demands 2.78 mA whilst the 4x1 MUX demands 2.86 mA at 
27 °C. In addition, simulations show that a 4-bit DDS using the 
presented digital integrator (at P=15) and four quadrant PI, has an 
integrated output spurious level of approximately of −60 dBc (see 
Fig. 9). Since the ILFD degrades the spurious level by 18 dB, 
assuming the second cascaded DDS has similar characteristics as 
the first, an integrated spurious level of approximately −42 dBc is 
estimated at the output for the 8.712 GHz signal (band 6C). The 
difference from the system level simulations originates from the 
jitter limitations in the one-shot pulse generator [12] and from 
second order effects such as the channel length modulation of the 
DAC transistors.  The estimated spur level is still within the 
specifications of the UWB MBOA.           
V. CONCLUSIONS 
This paper presented the concept of using a phase-interpolation 
DDS in a FS for an UWB MBOA application as a low silicon area 
alternative solution to existing implementations. In particular, an 
analysis of the spurious tones is presented and ways how to reduce 
them are discussed. System level simulation results show that with 
correct design, the DDS approach can prove to be a viable solution 
for the given application. In addition, the design and simulation of 
critical blocks, such as a novel high speed digital accumulator and 
phase interpolator, were also presented.  
REFERENCES 
[1] Multi-Band OFDM Physical Layer Proposal for IEEE 802.15 Task Group 3a, Multi-Band 
OFDM Alliance SIG, September 2004. 
[2] C.F. Liang, S.I. Liu, Y. H. Chen, T.Y. Yang and G.K. Ma, “A 14-band Frequency 
Synthesizer for MB-OFDM UWB Application,” ISSCC Dig. Tech. Papers, pp. 126-127, 
February 2006. 
[3] R. C. H. van de Beek, D. M. W. Leenaerts and G. van der Weide, “A Fast-Hopping Single-
PLL 3-Band MB-OFDM UWB Synthesizer,” IEEE JSSCC, vol. 41, no. 7, pp. 1522-1529, 
July 2006. 
[4] A. Valdes-Garcia, C. Mishra, F. Bahmani et al., “An 11-Band 3-10 GHz Receiver in SiGe 
BiCMOS for Multiband OFDM UWB Communication,” IEEE JSSCC, vol. 42, no. 4, pp. 
935-948, April 2007. 
[5] O. Werther, M. Cavin, A. Schneider et. al, “A Fully Integrated 14-Band 3.1-to-10.6 GHz 
0.13 µm SiGe BiCMOS UWB RF Transceiver”, ISSCC, 2008. 
[6] T-Y. Lu and W-Z. Chen, “A 3-to-10GHz 14-Band CMOS Frequency Synthesizer with Spurs 
Reduction for MB-OFDM UWB System”, ISSCC, 2008.  
[7] T. Finateu, I. Miro-Panades, F. Boissieres, J.B. Begueret, Y. Deval,  
D. Belot, F. Badets, “A 500-MHz Σ∆ Phase-Interpolation Direct Digital Synthesizer”, IEEE 
ASSCC '07, pp. 452-455, November 2007. 
[8] M. Alioto and G. Palumbo, “Model and design of Bipolar and MOS current-mode logic: 
CML, ECL and SCL digital circuits” Kluwer Academic Publishers, Springer, 2005. 
[9] F. Badets, L. Lagae, S. Cornelissen, T. Devoldera and C. Chappert, “Injection Locked 
CMOS Buffer Dedicated to NanoMagnetic Based Voltage Controlled Oscillator”, ICECS 
2008, pp. 190-193, August 2008. 
[10] M. Kozak and I. Kale, “Oversampled Delta-Sigma Modulators”, Kluwer Academic 
Publishers, Springer, 2003.  
[11] C.K. Seong, “A 1.25 Gb/s digitally-controlled dual loop clock and data recovery circuit with 
enhanced phase resolution”, M.Sc. Thesis, Graduate School of Yonsei University, 
January  2006. 
[12] G.C. Lockwoodm, “One Shot Multivibrator Circuit”, US Patent 3996482, December 1976. 
[13] G. Gagnon, L. MacEachern, “Digital compensation of DAC mismatches in multibit delta-
sigma ADCs”, Electronics Letters vol. 44, no. 12, pp. 721–722, June 2008. 
[14] J. Yuan, and C. Svensson, “High-Speed CMOS Circuit Technique”, IEEE Journal of Solid 
State Circuits, vol. 24, no. 1, pp. 62-70, January 1989. 
[15] A. Ravi, R.E. Bishop, L.R. Carley, K. Soumyanath, “8 GHz, 20mW, fast locking, fractional-
N frequency synthesizer with optimized 3rd order, 3/5-bit IIR and 3rd order 3-bit-FIR noise 
shapers in 90nm CMOS”, CICC 2004, pp. 625 – 628, October 2004. 
